|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Bustakt / Front Side Bus (FSB):
|
|
|
133 MHz / 266 MHz (Double Data Rate)
|
|
|
|
|
|
|
|
|
|
|
453-pin lead-reduced staggered organic Pin Grid Array
|
|
|
|
|
|
|
|
PoweNow!
Clock Control
- Halt State
- Stop Grant States
- Sleep State
- Probe State
- FID_Change State
System Management Mode
|
|
|
Kern-Spannung (min/normal):
|
|
|
|
|
|
|
Verlustleistung (min/normal):
|
|
|
3,0 Watt (Stop Grant C3/S1) / 14,0 Watt
|
|
|
Thermal Design Power (TDP):
|
|
|
|
|
|
|
|
AMD K7 QuantiSpeed Microarchitektur
- nine-issue, superscalar, fully-pipelined core
|
|
|
|
|
|
|
|
|
|
|
0,13 µm copper process CMOS (Complementary Metal Oxide Semiconductor)
|
|
|
|
|
|
Befehlssatzerweiterungen:
|
|
|
MMX, Extensions to MMX, 3DNow!, Extensions to 3DNow! und SSE (Streaming SIMD Extensions)
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
On-Chip integriert
- One superscalar, fully pipelined, out-of-order, three-way floating-point engine
|
|
|
|
|
128 KB Level1 Cache:
256 KB Level2 Cache:
|
|
|
- 2-way set associative
- 64 KB Befehlscache, parity protected
- 64 KB Datencache, ECC protected
- 16-way set associative
- gemeinsamer write-back Befehls- und Datencache
|
|
|
System Controller (North Bridge)
Peripheral Bus Controller (South Bridge)
Three out-of-order, superscalar, pipelined integer units
Three out-of-order, superscalar, pipelined address calculation units
Three independent integer pipelines
Three address calculation pipelines
Advanced two-level Translation Look-aside Buffer (TLB)
|
|
|
|
|
Multiple x86 instruction decoders
Hardware data pre-fetching
|
|
|
Multiprozessorunterstützung:
|
|
|
|
|
|
RoHS (Restriction of Hazardous Substances) konform
Verwendung des Performance Rating
|
|
