|  |  | 
                                
                                    |  |  | 
                                
                                    |  |  | 
                                
                                    |  |  | 
                                
                                    |  |  | 
                                
                                    |  |  | 
                                
                                    |  |  | 
                                
                                    | 
                                            
                                                | Systemtakt / Systembustakt: |  | 
                                            
                                                | 266 MHz / 1066 MHz quad-pumped (bis zu 8,5 GB/sek Datentransfer) |  | 
                                
                                    |  | 
                                            
                                                | 478-pin micro Flip-Chip Pin Grid Array (mFC-PGA) |  | 
                                
                                    |  |  | 
                                
                                    |  |  | 
                                
                                    |  | 
                                            
                                                | PowermanagementSystem Management Mode
 Taktkontrolle und Low-Power States
 # Core Low Power States
 - C1/AutoHALT Powerdown state
 - C1/MWAIT Powerdown state
 - Core C2 State
 - Core C3 State
 - Core C4 State
 - Core C6 State
 # Package Low Power States
 - Stop Grant State
 - Stop Grant snoop state
 - Sleep state
 - Deep Sleep state
 - Deeper Sleep and Enhanced Deeper Sleep state
 - Deep Power Down state
 - Dynamic Cache sizing
 Enhanced Intel Speedstep Technology
 Dynamic FSB frequency switching
 Dynamic Acceleration Technology
 FSB Low Power Enhancements
 - Dynamic FSB Power Down
 - BPRI# control for address and control input buffers
 - Dynamic Bus Parking
 - Dynamic On-die termination disabling
 - Low VCCP (I/O termination voltage)
 Processor Power Status Indicator (PSI-2) Signal
 - Both cores are in idle state
 - Only one core is in active state
 - Both cores are in active state
 |  | 
                                
                                    |  |  | 
                                
                                    | 
                                            
                                                | Temperaturbereich (min/max): |  |  | 
                                
                                    |  |  | 
                                
                                    |  |  | 
                                
                                    |  | 
                                
                                    |  | 
                                            
                                                | Intel Core Mikroarchitektur (1. Generation)Dual-Core Prozessor mit zwei physikalischen Prozessorkernen
 14-stufige Pipeline
 Dynamische Ausführung
 Extended Memory 64 Technologie
 |  | 
                                
                                    |  |  | 
                                
                                    |  |  | 
                                
                                    |  |  | 
                                
                                    |  |  | 
                                
                                    |  |  | 
                                
                                    |  |  | 
                                
                                    |  |  | 
                                
                                    | 
                                            
                                                | Befehlssatzerweiterungen: |  | 
                                            
                                                | MMX, SSE, SSE2, SSE3, SSSE3 und SSE4.1 |  | 
                                
                                    |  |  | 
                                
                                    |  |  | 
                                
                                    | 
                                            
                                                | Integrierter Grafikprozessor: |  |  | 
                                
                                    |  |  | 
                                            
                                                | - 8-way set-associative- je Kern jeweils 32 KB Befehls- und Datencache
 |  | 
                                
                                    |  | 
                                            
                                                | - advanced transfer Cache- 12-way set-associative
 - gemeinsamer Befehls- und Datencache
 |  | 
                                
                                    | 
                                            
                                                | Enhanced Floating Point und Multimedia UnitAddress Bus ( (überträgt zwei Datenpakete pro Takt)
 Quad-pumped FSB (überträgt vier Datenpakete pro Takt)
 Prozessor Thermal Features *
 - Thermal Diode
 - Thermal Diode Offset
 - Thermal Monitor
 - Digital Thermal Sensor
 - Out of Specification Detection
 - PROCHOT# Signal
 |  | 
                                
                                    |  | 
                                            
                                                | Execute Disable BitVirtualization Technology
 Trusted Execution Technology
 Speculative execution
 Branch prediction
 |  | 
                                
                                    |  |  |